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Abstract 
A high DC gain and wide bandwidth fully differential operational amplifier is 
realized employing an output impedance enhancement technique. The increase 
in output impedance is accomplished by the addition of auxiliary amplifiers. The 
folded-cascode architecture is used in the main op-amp. Measurement results 
show a DC gain of 82.7 dB, a unity-gain frequency of 110 MHz and a phase 
margin of 64 degree (18 pF load). The operational amplifier is operated under 
a single 5 V supply and the maximum signal swing is 4.17 V without loss in 
DC gain. The power dissipation is 21.9 mW. The active chip area is about 
0.13 mm2. The high gain and wide bandwidth characteristics make the op-
amp suitable for use in high performance analog circuits such as folding and 
interpolating A/D converters, switched-capacitor filters and sample-and-hold 
amplifiers. The op-amp is implemented in standard 0.7-胖 CMOS process and 
therefore the integration of analog and digital circuits in a single monolithic 
microchip is made possible. 
A novel methodology describing the macromodel generation of a two-stage 
operational amplifier from its layout database is proposed. Simulation based on 
the macromodel is 39.4% faster than that based on the layout netlist without 
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In the past two decades, some classes of circuits which are solely analog, are 
replaced by their digital counterparts. For instance, traditional audio ampli-
fiers are replaced by digital audio systems. These changes are made possible 
by tremendous advancements in digital circuit techniques and the semicon-
ductor process technology such as Complementary Metal Oxide Semiconductor 
(CMOS). Digital circuits are much easier to design and more reliable and hence 
it is nice to replace those analog signal processing blocks by their digital coun-
terparts. However, human beings are recepting and producing signals which are 
analog by nature. Before those signals are processed by the digital processing 
part in an electronic system, an analog-to-digital converter (ADC) is required 
to digitize the analog signals to digital forms. Similarly, a digital-to-analog con-
verter (DAC) is required to recover the digital bits back to analog forms after 
being processed by the digital subsystem. 
The ADC and DAC, which cannot be replaced by equivalent digital circuits, 
are becoming more and more important as the speed and functionality of digital 
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circuits increase. What is more, antialiasing and reconstruction filters are needed 
for proper signal recovery. The fast growing wireless and mobile industry is 
demanding for high performance analog systems. It is thus not difficult to 
foresee the importance of these interfacing circuits in the next few decades. 
Operational Amplifier plays an important role in analog signal processing 
circuits. It appears in almost any classes of analog circuits and is a key compo-
nent in ADC and DAC. A high gain and wide bandwidth operational amplifier 
is required in realizing high speed and high resolution A/D and D/A converters. 
It is used in sample-and-hold, switched-capacitor filter, as a comparator or an 
amplifier. 
In this thesis, the design and implementation of a high gain and wide band-
width fully differential CMOS operational amplifier will be described. The op-
erational amplifier is based on a single stage folded-cascode architecture which 
allows for a wider bandwidth. Output impedance enhancement method is used 
to boost the gain of the op-amp. 
Analog circuits employing fully differential signal paths are becoming more 
and more popular as the fully differential approach gives a better noise rejection 
and it effectively doubles the dynamic range of the circuits. Therefore, a fully 
differential op-amp is investigated in this project. Furthermore, the op-amp 
is implemented using standard digital CMOS process. The reason behind the 
development of analog circuits in standard CMOS process is that a monolithic 
microchip which contains both analog and digital functions are highly desirable. 
The possibility of making analog functions using digital process is of paramount 
importance. The operational amplifier is thus very suitable for use in the analog 
circuits just described. 
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The contents are outlined as follows. In Chapter 2, the design issues of the 
operational amplifier and its building blocks are discussed and the gain-boost 
technique which is used to enhance the output impedance of the op-amp is 
explained. The building blocks include a biasing circuitry, the common-mode 
feedback (CMFB) circuitry and the auxiliary amplifiers used in the gain-boost 
technique. Moreover, the design flow of the amplifier is given at the end of the 
chapter. 
Layout level design and layout techniques used in the operational amplifier 
are discussed in Chapter 3. For instance, the common centroid structure of 
transistor pair is described. An input protection circuit which is used to prevent 
a destructive phenomenon in integrated circuits known as electrostatic discharge 
(ESD) is given and explained at the end of this chapter. 
The simulated transient response, frequency response, power consumption of 
the operational amplifier are given in Chapter 4. The simulation results of the 
internal constituting blocks are also appeared here. 
The transient and frequency response of the fabricated operational amplifier 
are measured and given in Chapter 5. 
A methodology describing the macromodel generation of an operational am-
plifier from its layout database is given in Chapter 6. 
Important concepts and parameters of the operational amplifier are con-
cluded in Chapter 7. 
The layout diagrams and chip micrograph of the operational amplifier are 
given in the Appendix. 
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Fully Differential CMOS 
Operational Amplifier Design 
The state-of-the-art analog integrated circuits such as folding and interpolating 
A/D converters [l]-[3] often employ the fully differential operational amplifier [4 -
6] as the basic building block. When compared to its single-ended output 
counterpart, a well designed fully differential operational amplifier exhibits a 
better noise immunity. This can be explained by the fact that noise, in a certain 
extent, can be considered to be common-mode. It will affect the differential 
signal paths in more or less the same. What is more, the effective output signal 
swing is doubled in a fully differential design. As a result, fully differential op-
amps usually have a higher PSRR and a greater noise-limited dynamic range. 
In order to keep the output common-mode voltage at a predefined value 
(which is half the supply voltage ideally), an extra circuit called the common-
mode feedback circuit (CMFB) must be used to achieve this goal. This extra 
circuit, however, leads to a number of problems on the differential operational 
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amplifiers. The maximum allowable signals are limited mainly by the common-
mode feedback circuits. Furthermore, the common-mode signals cannot be made 
independent of the differential output signals. Nevertheless, differential opera-
tional amplifiers gradually become an essential component and the mainstream 
in modern high performance analog integrated circuits. 
In this chapter, a variation of a fully differential folded cascode operational 
amplifier is presented. The internal structures such as wide-swing current mirror, 
biasing circuitry and the CMFB circuitry will be fully discussed. A technique 
called the gain-boost or output impedance enhancement is used to increase the 
DC gain of the op-amp. The principle of this technique will be explained later 
in this chapter. Last but not least, some of the layout techniques used in the 
silicon implementation will also be mentioned. Simulation and Measurement 
results will be given in the next chapter. 
2.1 Wide-Swing Current Mirror 
Current mirror is a very fundamental and essential building block of almost 
any types of op-amp constructs. Different types of current mirrors are used to 
suit different particular op-amp specifications. A detailed discussion of different 
types of current mirrors can be found in [5] and [6]. A simple CMOS twostage 
op-amp uses simple current mirrors as the current sources inside the circuit. 
Single stage telescopic and folded cascode op-amps use cascode current mirrors 
in the output stages of the op-amps. 
The intrinsic MOS transistor gain is equal to the product of its transconduc-
tance and output impedance, i.e. Qm . To. Therefore, the DC gain of the single 
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stage cascode op-amp is comparable to the DC gain of the twostage counterpart 
because of the higher output impedance of the cascode current mirror in the 
single stage op-amp. There is, however, a drawback in using cascode transistors 
in the output stage of the op-amp. The maximum signal swing is attained when 
only one of the cascode transistors is at the edge of saturation. Specifically, a 
reduction of one threshold voltage Vt from the maximum signal swing is resulted. 
This problem becomes more and more severe as modern electronic systems go 
for low power and low voltage and the supply voltage is lower from 5 V to 3.3 V 
or even lower. An inadequate signal swing is provided by the cascode op-amp 
when conventional cascode transistors are used in the output stage. 
A variation of the conventional cascode current mirror called the wide-swing 
current mirror [7] which preserves the property of high output impedance and 
allows for a wider signal swing. A schematic diagram of this current mirror 
based on n-channel transistors is shown in Fig. 2.1. Unless otherwise stated, 
the up arrow at the source terminal of the p-type transistor and other circuit 
elements such as current source represents the power supply. A p-type of this 
current mirror can be similarly constructed. This current mirror will be used to 
construct the biasing network and output stage of the fully differential folded 
cascode op-amp described later in this chapter. 
It can be seen in the following that the maximum signal swing is two effective 
gate-source voltage VefF (which is defined as the drain-source voltage at the edge 
of saturation and is equal to Vcs — Vt) from the supply voltage. Assuming the 
transistor sizes shown in the schematic diagram and all drain currents are equal, 
the effective gate-source voltage T4ff of M2 and M3 are 
6 
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Figure 2.1: Wide-swing current mirror. 
K , = K , , . T 4 , 3 = y ^ J ^ ^ (2.1) 
Since M5 has the same drain current but is (n+l)^ times smaller, the effective 
gate-source voltage of M5 is 
Kff5 = (n + l)Veff (2.2) 
In the same way, the effective gate-source voltage of Mi and M4 are 
Kffl = Veff4 = nVeS (2.3) 
The gate voltage of M5 is thus equal to 
yG5 = (n+l)T4ff + Vtn (2.4) 
7 
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Using equation (2.4), we can obtain the drain-source voltage Vos2 of M2 as 
follows 
VDS2 = V^5 - Vc51 = Vc5 - {nVeS + Vtn) = Kff (2.5) 
The drain-source voltage of M2 is equal to the effective gate-source voltage 
and so M2 is biased at just the edge of saturation. 
The minimum output voltage with both Mi and M) in saturation is thus 
K = Veffi + Kff2 = {n + l)v;ff (2.6) 
If we choose n 二 1, the potential drop across the current mirror is thus 2Vgff 
which is typically equal to 0.4 — 0.5 V. 
As mentioned before, the conventional cascode current mirror has the mini-
mum output voltage equal to 2V^f+V^n which is typically equal to 1.3 V assuming 
Vtn ~ 0.8 V. This limited output swing is not tolerable in today's low-power 
low-voltage design specification of mobile electronics. 
In the next section, the wide-swing current mirror will be used to construct 
a biasing network which is used to keep the transconductances of the MOS 
transistors in the op-amp. 
2.2 Wide-Swing Biasing Network 
The performance parameters of an operational amplifier such as DC gain, unity-
gain frequency and slew rate can be determined by the small signal parameters 
of the MOS transistors such as transconductances 如，output impedance r�and 
8 
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so on. These small signal parameters are determined in turn by the quiescent 
drain current of the MOS transistors in the operational amplifiers. In order 
words, the biasing current of the MOS transistors must be stabilized for a well-
designed operational amplifier. This is accomplished by a biasing circuit. If the 
drain currents of the MOS transistors inside the biasing circuit are stabilized, 
then the drain currents mirrored from the biasing circuit will then be stabilized. 
The method used to stabilize the drain current is to match the transcon-
ductance of one of the transistors in the biasing circuit to a resistor. Before we 
consider the biasing circuit constructed using the wide-swing current mirror, we 




Ms | _ _ i _ J M4 
p ^ - "•"! 
M5 ~ ~ | | | | ~ ~ M e 
-<— — ^ 
Rb> 
Figure 2.2: A biasing circuit based on simple current mirrors. 
It can be seen in the following how the transconductance and hence the drain 
current is matched to the conductance of a resistor. 
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The transistors Mi and M2 form a current mirror and hence I m is equal to 
I m for Ml and M2 are a matched pair. As a result, the drain current 1^5 will 
be equal to loQ. Then we have the following KVL equation, 
^G55 + lD5Rb = Vc56 (2.7) 
By subtracting the threshold voltage Vm from both sides of equation (2.7), 
we can express the equation in terms of the effective gate-source voltage V^. 
Kff5 + lD5Rb = Kff6 (2.8) 
We can then express the effective gate-source voltages in terms of the drain 
currents of the respective transistors and notice that /仍=I^Q. We have 
/ f^nCo.{W/L)e = / finCoAW/L), + lD6Rb (2.9) 
After some algebraic manipulations, we can obtain the following equation 
2 l , _ |{W/L)e]= 
V2f.nCo.{W/L)eIn： [ '^|WJW^) ~ ' ( ) 
The term ^J2"^Cox {W/L)6!D6 is equal to the small signal transconductance 
gm6 of the transistor M^. Substituting gm6 to equation (2.10), we have 
2 ( i /(H7L)6) 
- = 〔 i ^ ) (2.11) J^b 
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From equation (2.11), we can see if the W/L ratio of transistors M5 to Mg 
is equal to 4, Qm6 is equal to the reciprocal of R^. Since the transconductance 
depends on the quiescent drain current and it is obvious to see that the drain 
currents in the biasing circuit are stabilized. The drain currents are, therefore, 
independent of voltage supply variation. 
This circuit, however, suffers from a very fundamental problem of integrated 
circuits. The problem is the presence of a resistor in the circuit. It is well-known 
that the typical tolerance of integrated resistors is 50% at least. In the biasing 
circuit based on wide-swing current mirror, I have replaced the resistor with four 




~ Q t / 
M3 |__L_j M4 
- ^ - "•"! 
Figure 2.3: A 4-transistor configuration used to replace the resistor in the biasing 
circuit. 
In this circuit configuration, it is important to choose suitable W/L ratios 
of the four transistors to ensure they are all in saturation region. The idea of 
this configuration is very simple, the transistors Mi, M2 and M3 form a series of 
three resistors which establish a current flow. The transistor M4 then replaces 
11 
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the role of Rb and mirrors a fraction of that current to the biasing circuit. 
This configuration, on the other hands, will depend on supply voltage variation 
which, in certain extents, is not very desirable. Nevertheless, the use of multiple 
transistors configuration is the only mean to eliminate the resistor in the biasing 
circuit. 
A wide-swing version of the biasing circuit based on Fig. 2.2 is shown in 
Fig. 2.4 and the transistor geometries are given in table 2.1. 
盖 ^ i 0^)ias-p A 
^ h ^ h ^ • 
Mio M u ~ ^ Mu “ 
H ^18 
L - ^ h ^ h ^ 
Mg h — ^ 1 r—^~“ “ 
“ ‘I ^asc-p 
M 11 O^asc-n 
• ^ ~ ~ Ms Mq. . ,, Mi6 
U n H h ^ L j h 
M2 ~ 1 H Mu> 
J = r - ― ^ 
— Me ,, Ms 丄 ^ Mi7 
r ^ r " ^ — ― ^ 
Ma | _ _ i _ _ | M4 ° ^bias-n 
- ^ - ^ 
Figure 2.4: A wide-swing biasing circuit. 
The circuit shown in the figure is adapted from the one in [6]. This circuit 
consists of two wide-swing current mirrors, one is n-type and the other is p-type. 
The main difference between the one shown in the figure and the one in the 
12 
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Ml M<2 Ms M j Ms Me Mj Mg Mg 
20/1.4 1.2/14 10/1 80/1 10/1.4 40/1 10/1.4 10/1 20/1.4 
Mio Mii Mi2 Afi3 从4 ^•i5 Mi6 Mi7 Mis 
20/1 20/1.4 20/1 20/1.4 20/1 2.5/1.4 10/1.4 10/1 5/1.4 
Table 2.1: The physical geometries of the transistors in the wide-swing biasing 
circuit. 
reference is that the resistor is replaced by the 4-transistor configuration shown 
in Fig. 2.3. What is more, no start-up circuitry is required in the modified 
version of the circuit. The reason of including the start-up circuitry in the 
original circuit is that the circuit has a possibility that no current will flow in 
the bias loop formed by two wide-swing current mirrors and the circuit is locked 
up at this state. In the modified version, the 4-transistor structure will always 
force a current flow in the bias loop of the biasing circuit and hence no start-up 
circuitry is required. 
This biasing circuit is universal in the sense that it can provide biasing 
for simple current mirror, cascode current mirror and whether the mirrors are 
composed of n-type or p-type transistors through the terminals Vbias-n, Kasc-n, 
Vbias-p and Vcasc-p. As we will see shortly, this wide-swing biasing circuit will 
provide all the biasing conditions in the fully differential operational amplifier. 
2.3 Fully differential folded-cascode operational 
amplifier 
In this section, the basic structure of a differential folded-cascode op-amp is 
analyzed. The common-mode feedback circuit and a high gain version of the 
folded-cascode op-amp realized using gain-boost technique will be described in 
13 
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the later sections. 
The schematic diagram of a differential folded cascode op-amp is shown in 
Fig. 2.5. The CMFB circuit which is used to force the average of two outputs to 
the middle of the supply voltage and the internal mechanism will be discussed 
later. The biasing currents of the differential pair M"i and M) supplied by the 
tail transistor M13 should be half of the biasing current supplied by the current 
sources formed by M3 and M4. This makes the biasing current in the input 
transistors equal that in the output stage consists of M5 — Mg. This circuit is 
'folded' in the sense that the input differential pair driving the p-channel cascode 
transistors M5 and Me should be PMOS but they are NMOS as shown in the 
figure. For p-channel input transistors folded cascode op-amp, the transistors 
M5 and Mg will be NMOS devices. 
The reason of setting this biasing condition is that during negative slewing 
condition, the slew rate is determined by the two cascode current sources formed 
by M j — Ms and Mg — Mio. Such a biasing condition will allow symmetric slew 
rate in both positive and negative directions. 
The inclusion of two small, diode-connected transistors Mu and M12 is 
merely to improve the speed of recovery when the op-amp is slewing. The two 
extra transistors help to increase the bias current and hence the slew rate during 
slewing. What is more, They clamp the drain voltages of two input transistors 
of the differential pair and prevent them from having large transients when they 
change from small signal voltages to that near the negative supply voltage. The 
two effects will substantially increase the performance of the op-amp during 
slewing. 
14 
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I Hias-p • o L-^ "^~J 
Ms |"^J p j M4 
_ _ , , M n H \Sj\ M M i r " | Kasc-p r^ h^ 9 
•‘ “ Ms I 1 Me 
oK+ 
“ oK-
M n + o J “ “ Ml M2 ~ ~ L_oMn- Rasc-n CMFB 
^•"1 p H 9 : 
Ms Mio _ "•"! 
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“ ^ M j L M9 Iv； 
_ " • " ! 
Figure 2.5: A fully differential folded-cascode op-amp. 
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2.3.1 Small-Signal Analysis 
To analyze the op-amp, we use the half circuit small-signal representation of the 
amplifier as shown in Fig. 2.6. The circuit is a common-source common-gate 
cascode configuration. Since the circuit has only a second non-dominant pole 
at the drain of the input transistor, it is very suitable for high-speed and high-
frequency applications such as high speed ADC. When comparing to its single-
ended counterpart, the differential amplifier has, in general, a wider bandwidth. 
This is due to the lack of a differential-to-single-ended converter which is usually 
a current mirror and hence its associated poles. As we can see, the circuit can 
be modeled as single-pole first-order system. 
G > i 
M2 h" 
_ J ^ K 
yp~ Ml ^ Ci ^ >^"^  
Figure 2.6: The small-signal half circuit model of the differential folded-cascode 
op-amp. 
If we ignore the pole at the drain of the input transistor, the model has only 
one pole and it is the dominant pole which is at the output of the amplifier. 
Then the transfer function of the circuit is 
16 
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諧 = 1 - M s ) (2.12) 
where Zo(s) is the equivalent output impedance at the output node of the ampli-
fier. It is equal to the parallel combination of the load capacitor and the output 
resistance seen at the output node. Thus we have, 
灿)=去丨丨R o 
= r r ^ ^ (2.1¾ 
From the above equation, we can rewritten equation (2.12) 
K(�=-9miRo , � 
K(s) “ 1 + sCLRo � J 
It is obvious that the operational amplifier is a single-pole system with first 
order roll-off. From the above equation, the unity-gain frequency or the gain-
bandwidth product GB of the operational amplifier is 
GB = 努 (2.15) 
^L 
The equation (2.14) is valid as long as the second pole frequency is much 
higher than the gain-bandwidth product of the amplifier. This is achieved by 
using large load capacitor ^¾ for compensation. In order words, the operational 
amplifier will be more stable but slower for large compensating load capacitor. 
Since the GB depends on the transconductance of the input transistors, we 
can maximize GB by using large input transistors. In this project, I use big 
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input transistors with W/L ratio equals as large as 150/1.4. Using large W/L 
ratio can improve the matching of two input transistors [8] and hence reduce 
the offset voltage of the operational amplifier. 
From the equation (2.14), we can obtain the DC gain Ao of the circuit as 
Ao = 9mlRo (2.16) 
It is obvious from the above equation that if we can increase the output 
impedance R�substantially, we can improve the DC gain of the operational 
amplifier greatly. This is accomplished by the use of gain-boost or output 
impedance enhancement technique described in the next section. 
2.4 Gain-boost technique 
The minimum device channel length enters into deep sub-micron range as tech-
nology progresses. The equivalent output impedance of a transistor will sub-
stantially decrease due to short-channel effect. It is mentioned in the previous 
section that the amplifier DC gain is proportional to the output impedance of 
the output transistors. As a result, it is becoming more and more difficult to 
achieve high gain operational amplifier for applications such as high precision 
D/A and A/D converters. 
Fortunately, a circuit technique, first proposed by Hosticka [9] in 1979, helps 
to remedy this problem. This method, known as the gain-boost or output 
impedance enhancement, can effectively increase the output impedance and 
hence the gain of a folded-cascode gain stage. A conceptual diagram of this 
technique is shown in Fig. 2.7. 
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Figure 2.7: A folded-cascode gain stage with output impedance enhancement. 
By employing such a circuit configuration, the equivalent output impedance 
of the gain stage can be increased by one plus the loop gain of the auxiliary 
amplifier. The basic idea behind such a circuit approach is to use the auxiliary 
amplifier to keep the drain voltage of Mi at a reference voltage Kef as stable as 
possible and independent of output voltage. In order words, the extra amplifier 
reduces the feedback from output node to the drain of the input transistor M：. 
The above statement can be verified by considering the small-signal repre-
sentation of Fig. 2.7 and is shown in Fig. 2.8. 
The current sources in Fig. 2.7 are open and the input transistor Mi is 
represented by a resistor with resistance equal to its equivalent output impedance 
Toi- In order to find the output impedance of the gain stage, we apply an 
arbitrary voltage source v^ and see how much current i^ is drawn from the gain 
stage. The expression Vx|%x is defined as the output impedance of the stage. 
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Figure 2.8: A small-signal equivalent circuit of output impedance enhanced 
folded-cascode gain stage. 
The source-gate voltage v^g of the p-channel transistor M2 is 
� g 二 _Aaux(<5)W _ Vi (2.17) 
where ^aux(s) is the open-loop gain of the auxiliary amplifier and vi is the 
small-signal drain-source voltage of the input transistor Mi. 
Considering the KVL equation of the loop formed by M"i, M2 and the arbi-
trary voltage source Vx, we have 
Vx = ilTo2 + ixTol (2.18) 
where ii is the current flows through the output impedance of the transistor M � . 
The current drawn by the gain stage from the source v^ is equal to 
^ = gw2Vsg + i1 (2.19) 
From the equations (2.17) - (2.19), we can obtain the output impedance of 
the stage R�as follows 
Ro = [1 + 9m2roi{A^nAs) + 1)] o^2 + r^i (2.20) 
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By similar analysis, the output impedance of a folded-cascode stage without 
the auxiliary amplifier is 
Ro = (1 + 9m2roi)ro2 + Toi (2.21) 
From the equation (2.16) in the previous section which shows that the open 
loop gain of the folded-cascode amplifier is equal to the product of the transcon-
ductance of the input transistor and the output impedance seen at the output 
of the amplifier. 
Therefore, we have the open loop gain of the folded-cascode amplifier as 
follows 
Ms) 二 9ml {[1 + 9m2roi{A^nx{s) + 1)] r^2 + 7Vt} (2.22) 
We can see that without the output impedance enhancement, the open loop 
DC gain of the amplifier is proportional to the term (“爪.r�)� where g^ . r � 
is the intrinsic MOS transistor gain which is typically equal to 20 - 25 dB. 
Thus, the amplifier without output impedance enhancement has gain of about 
40 — 50 dB which is less than enough for today's analog circuit specifications. If 
the auxiliary amplifier has a gain proportional to Qm . r^, the amplifier with the 
inclusion of the auxiliary amplifier has a gain approximately equal to 60 — 75 dB 
which is several orders greater than before. 
A differential pair with active load is used to implement the auxiliary am-
plifier of the fully differential folded-cascode operational amplifier described in 
this thesis. A differential op-amp with folded-cascode op-amp as the auxiliary 
amplifier has been reported in [10]. Although the intrinsic DC gain of the dif-
ferential pair is less than the cascode amplifier, it is much simpler in terms of 
design and layout and smaller in size. 
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A schematic diagram of an n-channel differential pair with active load is 
shown in Fig. 2.9 and the physical geometries of the transistors are shown in 
table 2.2. 
十 』� 
^"•"1 h ^ Ms M4 
” — — o K 
% + o ~ j | ~ M, M2 ~ | | _ o ^ _ 
!"•"I r ^ 
"K;asc-n 0 M 5 
一 
Figure 2.9: A differential pair with active load as the auxiliary amplifier. 
Ml M2 M3 M4 M5 “ 
50/1.4 50/1.4 100/1.4 100/1.4 70/1.4 
Table 2.2: The physical geometries of the n-type auxiliary amplifier. 
The output impedance enhancement technique is also used to increase the 
output impedance of the cascode current sources in the output stage of the 
operational amplifier. Two p-channel differential pairs, one for each current 
source in the differential signal path, are used and the complete circuit of the 
op-amp is shown in Fig. 2.10. The geometries of the p-type auxiliary amplifier 
are the same as the n-type auxiliary amplifier. 
The geometries of the transistors in Fig. 2.10 are given in table 2.3. 
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Figure 2.10: A high gain folded-cascode op-amp realized using gain-boost (en-
hanced output impedance) technique. 
“ M l M2 M3 M4 M5 Me 
-150/1.4 150/1.4 280^1 2 8 0 " 140/1.4 140/1.4 
M7 Mg M9 Mio Mii M12 Mi3 � /l 70/1.4 70/1 70/1.4 10/1.4 10/1.4 140/1 
Table 2.3: The physical geometries of the transistors in the folded cascode op-
amp. 
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2.4.1 Frequency Response 
The open loop gain of the enhanced output impedance cascode amplifier can 
be derived by first assuming the auxiliary amplifier is a first order system with 
open loop gain 义脆⑷ given by 
Aaux = . •，• ^ ^ (2.23) 
丄十 ^ a^ux 5 a^ux 
where ？“撤 is the time constant of the auxiliary amplifier and the approximation 
is valid at fairly high frequency. 
The transfer function A{s) of the cascode amplifier with an output load 
capacitor Cj_, is then given by 
Ms) = -9mi ( ¾ II 去 ) (2.24) 
where R�is given by equation (2.20). R�is approximately equal to 
Ro = 9m2roiro2 (1 + ^aux(5)) (2.25) 
By some algebraic manipulations, we can obtain 
朴）=~~~1-1(1 + ‘(幼 1 (2.26) 
s C L ( 1 + ^ a u x ( 5 ) ) + ^ol^ o2pm2 
Substituting equation (2.23) into the above equation, we have 
义 ⑷ = 一 ~ ~ _ 1 - ( 4 : x + ^aux) (2.27) 
S A^auxC^L H — h 5C^Taux ) 
V 9m2roiro2 ) 
From the above equation, we can see that there are one zero and two poles 
in the cascode amplifier. The zero uj^  of the amplifier is given by 
A ^o,aux .^  ^^. 
⑴之 二 “ ^ ( 2 . 2 8 ) 
‘aux 
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which is equal to the unity-gain frequency of the auxiliary amplifier. 
One pole of the amplifier is at DC and the other is given by 
cOp = ^ + y r ^ — — （2.29) 
a^ux CL9m2roiro2 
The pole at DC is not accurate since we have made approximation to the 
transfer function of the auxiliary amplifier. The second pole ujp，however, is 
quite accurate and we can see that the first term of this pole is equal to the zero 
of the amplifier. The second term, which can be written as 
1 1 7^  = 7 ^ — — (2.30) ^L9m2^ol^o2 ^L^o,orig 
where i^ o,orig is the output impedance of the original cascode amplifier without 
using enhancement technique. The output impedance ^,orig is in general quite 
large and thus the second term can be safely ignored. As a result, The second 
pole and the zero are approximately the same and they are close together. This 
closely spaced pole-zero pair is known as doublet and can seriously affect the 
settling behavior of the operational amplifier [11]. We denote this pole-zero pair 
clS ^ p z ‘ 
If we choose the unity-gain frequency, which is equal to 〜，of the auxiliary 
amplifier in such a way that the close-loop time constant of the operational 
amplifier is larger than that contributed by the pole-zero pair. The settling 
behavior is then limited by the time constant of the circuit. The main time 
constant of the circuit is equal to the product of feedback factor /3 and the 
gain-bandwidth product of the operational amplifier. We then have a design 
consideration for the auxiliary amplifier. 
P GB < LOp, (2.31) 
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What is more, the auxiliary amplifier forms a closed loop with transistor M2. 
In order to avoid stability problem, the unity-gain frequency of the amplifier 
should be less than the second non-dominant pole uOp2 which is located at the 
source of the M � . T h e r e f o r e , together with the previous constraint, we have a 
design constraint for the unity-gain frequency of the auxiliary amplifier. 
P GB < ojp, < Up2 (2.32) 
2.5 Common-Mode Feedback Network 
It is mentioned previously that unlike single-ended operational amplifiers, fully 
differential operational amplifiers require a common-mode feedback (CMFB) 
circuit to keep the common-mode voltage of the differential outputs at middle 
of the power supply voltages ideally. 
The basic mechanism of such a feedback circuit is by determining the common-
mode signal of the differential output voltages and comparing it to a predefined 
voltage which is halfway between power supply voltages. A control voltage is 
generated and applied to the gate of output current sources in such a way that 
the common-mode signal is forced to be the same as the predefined voltage. 
There are two main types of CMFB circuits. One is continuous-time approach 
which is implemented with transistors and the other is discrete-time approach 
which is based on switched-capacitor (SC) circuits. 
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2.5.1 Continuous-Time CMFB Circuit 
The design of a continuous-time CMFB circuit is possibly simpler but this type of 
circuit has the disadvantage that it is often the limiting factor on the maximum 
signal swing that can be handled by the amplifier. Furthermore, if the circuit is 
not linear, it may introduce common-mode signals to the amplifier. This is not 
very desirable as these common-mode signals introduced by the nonlinearity of 
the CMFB circuit is a source of noise to the amplifier. Nevertheless, continuous-
time applications such as filters and integrators employing differential op-amp 
must include this type of CMFB circuit. 
A simple continuous-time CMFB circuit [12] is shown in Fig. 2.11. It consists 
of two blocks where each block contains a cascode current source, a differential 
pair and a diode-connected transistor. The two blocks should be matched to each 
other. The two differential pairs have one of their inputs connected together and 
this common input is tied to a potential which is the reference ground or the 
halfway between the power-supply voltages. 
The geometries of the transistors of Fig. 2.11 is given in table 2.4. 
Ml M2 M3 M4 M5 ~M^ 
6/2 6/2 6/2 6/2 10/1 I ^ / T 
Table 2.4: The geometries of the transistors of the original CMFB circuit. 
To see how this circuit works, we first consider the differential outputs K+ 
and Vo- having a common-mode signal equal to the reference ground potential. 
For the sake of explanation, the reference ground potential is assumed to be 
zero. Since the outputs are fully differential, that is, V；+ increases for the same 
amount which K - decreases and vice versa. The common input of the two 
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K+ 0 " | Ml M2 I 1 M3 M4 H ^ K_ 
I � V n p 
"V2 + A/ h/2 - AIv 
K ^   
M5 ~ | u _ 
V 2 - A / - 丄 " V 2 + A / 
M, ~ | l _ 
Figure 2.11: A simple continuous-time CMFB circuit. 
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differential pairs is at the reference potential and hence the two differential pairs 
have the same differential signal applied to them. It is obvious that the current 
in Ml is the same as M3 while that in M2 is equal to the current of M4. Let the 
current change due to the differential signal applied to the differential pair be 
A / . Then the drain currents I m of M2 and 1^?, of M3 will be equal to /ft/2 + A / 
and Ii)/2 - A / respectively. Since the drain current of M5 is the summation of 
I m and /仍，we have 
lD5 = {h/2 + AI) + (/,/2 — AI) 
二 h (2.33) 
It is clear that the drain current of the diode-connected transistor M5 is 
independent of the K+ and K - and is equal to current delivered by the cascode 
current source /¾ provided that transistors in the two differential pairs are on. 
This implies that the drain voltage of M5 which is used as the control voltage 
Vc applied to the output current sources is also independent of the differential 
output voltages. As a result, the currents in the output stage will be the same 
and regardless of whether a signal is present or not. With proper scaling of 
the current levels in the output stage and the CMFB circuit, the common-mode 
signal of the outputs will be at the reference ground potential and enter an 
equilibrium state. 
Let us consider the output common-mode signal is not at the reference 
ground potential but at some non-zero value, say a positive value. The dif-
ferential signals in the two differential pairs will not be the same and hence the 
drain current of transistor M5 is larger than /¾. An increase in the drain current 
of M5 will lead to an increase of the its drain voltage and hence K- The currents 
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in the output current sources will increase which sink more currents than before 
and this will counteract the positive common-mode signal and this feedback loop 
tries to force the common-mode signal to ground provided that the loop gain is 
large enough. In order words, the CMFB circuit will try to adjust the currents 
in the output current sources in such a way that the common-mode signal of the 
outputs is brought to zero. 
It is mentioned before that the CMFB circuit is the fundamental limitation 
on the maximum signal swing that can be achieved. This can be explained by 
the fact that if too large a differential signal is applied to the CMFB circuit, 
one or more of the transistors in the two differential pairs are turned off and 
this will introduce distortions on the output waveforms. The signal swing can 
be maximized by increasing the effective gate-source voltage of the differential 
pair transistors Mi — M^. This can be achieved by decreasing the W/L ratio 
of the transistors of the differential pairs. This can be explained by considering 
the classical equation [13] of MOS transistor in saturation, 
JD = t G n ( K r K ) 2 (2.34) 
丄 \ L / 
In order to increase the term Kff = Vcs — Vt for a fixed bias drain cur-
rent, the W/L ratio have to be decreased. However, there is a lower limit for 
the W/L ratio. If W/L ratio is too small, the effective resistance of the MOS 
transistor is very high and due to potential division effect between the finite 
output impedance of the cascode current sources, the transistors in the current 
sources have not enough Vos and hence they are not in the saturation mode 
of operation. Consequently, the currents in the current sources drop drastically 
and the operation of the CMFB circuit is affected and distortions are introduced 
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to the output signals of the operational amplifier. By trial-and-error through 
simulations, a satisfactory signal swing is achieved using a W/L = 3. 
In this circuit, the diode-connected transistor M^ is not utilized. A modified 
version [14] of the above circuit which has an additional current source and a 
transistor Mj . This modified circuit makes use of the branch consists of M^ and 
achieves twice the common-mode gain as before. A schematic diagram of this 
modified circuit is shown in Fig. 2.12 
A i^  
命 企 
T , h ^ ^ H h ^ L_^ 
K^ + o ~ j Ml M2 M3 • M4 卜 V o -
n 厂 勺 n A r 
' ' V 2 + A / V 2 - A / - n y , 
Vc^ . ^ ^ M5 ““||_J M7““| „ 
p^- P^-
Ib/2-Ar^ X " V 2 + A / 
Me ~ ~ | | 
4 
Figure 2.12: A modified CMFB circuit with twice the common-mode gain. 
The physical geometries of the transistors of Fig. 2.12 are given in table 2.5. 
The extra current source and transistor M7 to sink or source the drain current 
of M5 • Since the summation of the drain currents of M5 and Mg is always equal 
to 2/5 for the original CMFB circuit. Suppose a non-zero common-mode signal 
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Ml M2 Ms M4 M5 Me M7~ 
6/2 6/2 6/2 6/2 10/1 10/1 10/1 
Table 2.5: The physical geometries of the transistors of the modified CMFB 
circuit. 
causes a decrease of A / from /5. That is 
lD6 二 h - A / (2.35) 
Since M7 has the same gate voltage as Me and assume M7 operates in satu-
ration region, we have 
lD7 = I m = h - A / (2.36) 
Therefore, the drain current of M5 will be 
lD5 = h + 2A/ (2.37) 
An extra current of A / is supplied by the current source associated with M j 
and this increase in Io5 will lead to an extra increase in the bias voltage to the 
output current sources. If we define the common-mode gain Acm as the change 
of current in M5 divided by the common-mode signal V^ m-
Then the original CMFB circuit has a common-mode gain equals 
A / ^cm — ^ ~ (2.38) 
^cm 
The modified CMFB circuit has Acm equals 
, 2A/ Acm = ^ (2.39) 
^cm 
We can see that the common-mode gain is twice as high than the original CMFB 
circuit. 
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Simulations show that the drain current /仍 varies with the amplitude of the 
differential output signals and is not equal to /^ even when the common-mode 
signal is at the reference ground potential. 
Simulations show that the op-amp with the original CMFB has better output 
waveform than the one with the modified CMFB as shown in Fig. 2.12. A 
detailed discussions on the simulation results can be found in the later chapters. 
The original CMFB circuit is therefore used in the silicon implementation of the 
fully differential folded-cascode operational amplifier. 
Finally, the current sources utilized in the two continuous CMFB circuits 
described earlier are realized using cascode transistors so as to improve the 
common-mode rejection of the two differential pairs. Such a cascode current 
source is shown in Fig. 2.13. The physical geometries of M： and M2 are 21/1 
and 21/1.4 respectively. 
H i a s - p ^ Ml 
K a s c - p ^ M2 
/6V 
Figure 2.13: The schematic diagram of the cascode current source used in the 
CMFB circuit. 
2.5.2 Discrete-Time CMFB circuit 
For analog circuits based on switched-capacitor(SC) circuits such as sample-and-
hold circuits [15], the use of discrete-time CMFB circuit seems to be the most 
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natural and optimal. This type of CMFB circuit does not have the disadvan-
tage that it limits the signal swing of the operational amplifier as its continuous 
counterpart does. However, it will often be an extra load for the operational am-
plifier as it is based on SC circuits. An example of the discrete-time CMFB [16. 
circuit is shown in Fig. 2.14. 
K+ K -
丄 ^ o 9 
01 ¢2 ¢2 4>i 
V _ p ^ — , ^ _ ^ A 
</>l ; ; % 2 ; � c C c ; ; ^ C s - ^ 如 h Q | 
Ml~~|l 
K � P 
Figure 2.14: A discrete-time CMFB circuit based on switched-capacitor circuit. 
The working principle of this circuit is by first determing difference between 
the common-mode signal of the differential outputs and then adding this differ-
ence to the drain voltage Vni of the diode-connected transistor M [ In phase 1, 
the capacitors Cs sample the potential difference between the reference ground 
and Voi. Capacitors Cc sample the differential outputs voltages. In phase 2, 
the parallel combination of Cc and Cs generates the difference of the differential 
output and the reference ground with reference to Vm- The control node Vc 
between the two Cc capacitors has a potential which is the average of the differ-
ences o f the differential outputs with ground. This is equal to the common-mode 
signal to ground difference plus Vm-
From the above analysis, it is apparent that for a common-mode signal larger 
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than the reference ground potential, the control voltage Vc is higher than the 
drain voltage Voi and this causes the output current sources to sink more cur-
rents and the common-mode signal is forced to the ground potential conse-
quently. Similar explanation can be made for negative common-mode signal. 
Last but not least, it can be seen that current sources in the op-amp and the 
CMFB circuits are often multiple of the others. If they are all derived from a 
common biasing circuitry, this will help to improve the matching between these 
current sources. 
2.6 Design Flow of the Operational Amplifier 
A top-down hierarchical design methodology [17], [18] is adopted in designing the 
fully differential operational amplifier. The specifications o f the amplifier is used 
to determine the architectures and specifications of its inside building blocks such 
as biasing and CMFB circuits and also the architecture of the amplifier itself. 
The specifications of the operational amplifier is summarized in Table 2.6. 
DC gain > ^ " 8 5 dB 
Unity-gain frequency > 90 MHz 
Output swing > 4 V 
Supply voltage 5 V 
Table 2.6: The specifications of the operational amplifier. 
From the wide bandwidth and high gain requirements of the operational 
amplifier, a single stage folded-cascode amplifier with output impedance en-
hancement architecture is adopted. Besides, wide-swing current mirrors are 
used throughout the circuit to achieve the large output signal swing. 
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The specifications of the auxiliary amplifier for the output impedance en-
hancement is shown in Table 2.7. 
DC gain 4 ^ 
Unity-gain frequency 30 MHz < GB < 90 MHz 
Supply voltage 5 V 
Table 2.7: The specifications of the auxiliary amplifier. 
In order to achieve the overall DC gain of greater than 85 dB, the DC gain 
of the auxiliary amplifier should be at least 40 dB as the DC gain of a simple 
folded-cascode amplifier is about 50 dB. According to the equation (2.32), we 
can obtain the specification for the unity-gain frequency assuming a feedback 
factor f3 = 1/3. 
From the output signal swing of the operational amplifier, the CMFB circuit 
should be in linear region for differential signal swing equal to about 4 V. What 
is more, the speed of the CMFB circuit should be comparable to the amplifier. 
When the specifications of each building block are determined, a bottom-up 
approach is employed to assemble the building blocks into the whole operational 
amplifier. Each subblock is designed and verified against the specifications and 
a whole circuit is then built up using the subblocks in a bottom-up procedure. 
A design flowchart is depicted in Fig. 2.15. 
With the architecture and specifications of each subblock defined，they are 
verified by schematic level simulations to see if specifications are met. If the 
specifications are not met, a redesign of the subblock or a change of architecture 
of the subblock is required. This process is repeated until all specifications 
are met. A layout implementation of the schematics is made and post layout 
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Figure 2.15: A diagram showing the design flow of the operational amplifier. 
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simulation is carried out to get the final verification of each subblock. Finally, 
all the subblocks are assembled and layout level simulation is carried out to 
validate the performance of the operational amplifier. 
A detailed discussion on the layout implementation and considerations of the 
circuit is presented in the next chapter. 
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Physical Design of the 
Operational Amplifier 
When the functionality of the circuit is primarily verified at the schematic level 
design, a layout^ representation of the circuit is made. The extracted layout 
contains the parasitics information which is inherently present and a post-layout 
simulation can be carried out which gives a more realistic and better performance 
evaluation of the circuit. 
The technology used and the steps in producing the layout ready for fabrica-
tion are discussed in this chapter. Some of the layout techniques which help to 
increase the matching and reduce parasitics are reviewed later. A specially de-
signed input pad is used so that the microchip is free from electrostatic hazards. 
The working principle of this kind of input pad is briefly explained. 
iA layout contains a number of layers which define the shapes and patterns of electronic 
devices and their interconnects. 
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3.1 Layout Level Design 
The process used to fabricate the operational amplifier is a 0.7 /xm dual layer 
metal single polysilicon N-Well CMOS technology for digital circuits. The reason 
behind the use of such a process is that there is a tendency in integrating mixed-
signal analog-digital circuits in a single monolithic silicon chip. The possibility 
in implementing anaIog functions in standard digital CMOS process is therefore 
very desirable and attractive. 
For the CMOS process we use, there are 9 layers which are used to define 
the shapes and patterns of various electronic devices such as MOS transistors 
and their interconnects. The 9 layers axe shown in Fig. 3.1. 
Layer Symbol Layer Name Title 
C N W I N-we l l implant 
• C T O X A c t i v e � � e � 
• C P O L Polysilicon 
C \ ^ . . N4- Source/Drain implant 
(~^门门T 
l ^ t "^ [ " "^ i P+ Source/Drain implant 
_ C C O N Contacts 
S C M E 1 Metal1 
• CVIA vios 
E] C M E 2 Metal2 
Figure 3.1: The layers of the 0.7 , N-Well CMOS process. 
With these layers, we can make MOS transistors, diodes, integrated resistors 
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and capacitors that are required in analog circuits. For capacitors realized using 
the gate capacitances of MOS transistors in this CMOS process, only p-channel 
MOS transistors can be used due to the existence of separate bulks which are 
the N-Wells. For n-channel transistors, the bulks are the substrate and hence 
they are all connected together. 
As mentioned in the previous chapter, a bottom-up approach is used to 
assemble the subblocks such as the CMFB circuits into the operational amplifier. 
Thus, each subblock is drawn then verified before it is used in the operational 
amplifier. In order to fully utilize the area occupied by the whole circuit, a 
detailed floorplanning of the circuit should be performed before each subblock is 
drawn using the layout tool. What is more, the pin assignment and arrangement 
are performed at the floorplanning stage. 
After the floorplanning stage, the auxiliary amplifier, the biasing network 
and CMFB circuitry are laid out using the Cadence Virtuoso layout editor [19 . 
The sizes and geometries of the transistors are assumed the values in schematic 
level design. 
The layouts are checked against the design rules by a Design Rule Checker 
(DRC) called the Cadence DIVA program. The minimum spacings between 
layers under a certain process tolerance are expressed in the design rules [20 . 
These rules are then used to ensure no circuit failure due to misalignment of 
layers resulting from process variations. 
The parasitics information and the geometries of transistors of the correct 
layouts are then extracted using a Layout Parameter Extractor (LPE). The 
resulting HSPICE netlists contains the information about the parasitic capaci-
tances and diodes in addition to the sizes of transistors. The simulations based 
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on these netlists give more realistic predictions of the performance of the sub-
blocks. 
When all the subblocks are conformed to the specifications, the layout of 
the whole amplifier is drawn using the previous floorplan and the layouts of the 
subblocks. Then DRC, LPE and simulations based on the extracted netlist are 
performed to verify the validity and performance of the amplifier. 
Since the standard packages have far more pins than that required by the 
operational amplifier, two versions of the amplifier are put in a DIL 18 standard 
package. The input pad of the prototype chip has ESD protection while the out-
put pad is just a 'bare, metal connection. The pin assignment is made according 
to the pin assignment of the circuit defined previously. Finally, a DRC must be 
performed to see if the layout of the prototype is violating any design rules. 
The layout is then sent for fabrication described in Cadence DFWII Data 
Base description language. A flowchart summarized the above steps is illustrated 
in Fig. 3.2. 
3.2 Layout Techniques 
As mentioned before, layout of a schematics is its physical representation in 
silicon. It contains all the information required for fabrication process. A good 
and correct layout will almost guarantee functionality of the design. A bad 
layout, on the other hand, will lead to a degradion in performance or even 
circuit malfunction. This is especially true in analog circuit design. 
In analog circuits, the transistors are much bigger than those in digital cir-
cuits. Moreover, matching between transistors is essential in analog circuits such 
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Figure 3.2: A flowchart showing the steps of layout level design. 
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as the transistors in a differential pair. With a view to these requirements in 
analog circuit layouts, special transistor layout techniques are used to help re-
ducing areas and parasitic capacitances associated with the transistors. They 
are of paramount importance as area and money are synonymous in semicon-
ductor industries and parasitics will affect the speed and performance of the 
circuits. Those layout considerations also help to improve matching between 
two or more transistors. 
For a large transistor, it is usually realized using a parallel combination 
of smaller transistors. Those smaller transistors have their source and drain 
terminals shared with their neighbours. It is clear that total source and drain 
areas are reduced and hence transistor area and parasitics. A layout diagram 
showing a large transistor is realized using four smaller transistors is shown in 
Fig. 3.3. Its equivalent schematics is shown in Fig. 3.4. Each smaller transistor 
has the same length as the large transistor but its width is one-fourth of the 
large transistor. 
It is obvious from the Fig. 3.3 that node 1 contains two junctions J2 and J4 
while node 2 contains three junctions Ji, J3 and J5. Node 1 is usually the drain 
node as this node has smallerjunction area and hence less parasitic capacitance 
than node 2. The parasitics in the source node has no adverse effect i f the source 
is connected either to ground for a n-channel MOS or to supply for a p-channel 
MOS. This is due to the fact that the parasitics are short for the two cases just 
mentioned. 
Some analog circuit building blocks like the differential pair and current mir-
ror with unity ratio demand two transistors to be identical or closely matched. 
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Chapter 3 Physical Design of the Operational Amplifier 
effects such as process and temperature variations across the circuit, they are 
realized by using multiple-gate fingers structure like in Fig. 3.3 and the fingers of 
one transistor are placed alternately with those of second transistor. This struc-
ture, commonly known as the common-centroid layout [21], greatly minimizes 
errors caused by gradient effects. A common-centroid layout of a differential 
pair is shown in Fig. 3.5. 
Vin+ V i n - _ 
M < v �I lcX \ \ \ \ \ \ \ V. \ V \ \ \ \ V. \ \ \ �| 1 
• j \ \ \ I \ \ \ ^ \ \ \ N^ \ \ V ^ \ \ \ \|\ \ \ \ ^ . \ S \ "S^ v"^  \ \ M D1 
�| ^ ^ g ^ j p g ^ � �p p ^ g ^ n ^ ^ g : ^ �^ ^ ^ � ^ ^ ^ g ^ j ^ : ^ g ^ 3 n6 
_ _ _ _ _ � l s ^ § g g � , § S = � J S = � � ^ ^ i i ^ ^ = � 4 i g S � � ; ; = � � \ �l \ i \ ^ J ' � Pki\M � l \ r �M ^ T K \ m �r V v \ l � Ww^ �[ \ i \ ^ J � S ^ Uv V V V v v V V V v v V v V v v V V V *gv V \ \ v v \ \ v v ^ \ \ \ ^ ^ 2 
Figure 3.5: A differential pair layout using common-centroid structure. 
The Mn+ and Mn- are the gates of transistors Mi and M2 respectively. Di 
and D2 are drains and S is the common source terminal. 
Current sources in the operational amplifier are realized using the structure 
shown in Fig. 3.3. For better matching, they are all made from the same basic 
unit transistor. For instance, two current sources with ratio of 1:3 are realized 
using 2-finger and 6-finger structures respectively. 
The complete layout diagram and chip microphotograph of the operational 
amplifier can be found in Appendix. 
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3.3 Input Protection Circuitry 
For those input pads which are directly connected to the gates of transistors, 
ESD protection circuitry must be included in these pads in order to avoid the 
destruction oftransistors due to gate-oxide breakdown by static electrical charge. 
This could easily happen when the static charge stored in the gate capacitance 
of a transistor and hence the E-field generated exceeds some certain values. The 
oxide insulating properties break down and the transistor no longer functions 
properly. The input protection circuit used in the input pads is depicted in 
Fig. 3.6. 
Vdd  
D^i A i [ 
R 
• ~ “ ~ ^ V W ~ " “ ~ ^ • 
Input pad To gate 
^ A A A 
I • *"^^Z" 
Figure 3.6: A schematic diagram illustrating the input protection circuit. 
The working principle of this circuit is very simple, the two diode pairs {Di, 
L>2) and (1¾, Z)4) form alternate charge flow paths when a very large voltage 
is applied to the input pad. One of the diodes in each diode pair will undergo 
breakdown depending on the polarity of the applied voltage. It is fortunate 
that the breakdown of a p-n junction is non-destructive and thus the circuit is 
reusable. The function of the resistor R is to reduce the voltage that reaches 
(D3, D4). This will further increase the protection to the transistor. 
The diodes are realized using the p-n junction formed by N-Well and p-type 
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substrate. The resistor R is implemented using an N-WelL The layout diagram 




In this chapter, the layout level simulations of the operational amplifier and its 
constituting building blocks such as the auxiliary amplifiers and the common-
mode feedback circuit. The transient and frequency characteristics of the am-
plifier are determined by HSPICE simulations. The slew rate and maximum 
signal swing of the amplifier are also determined. What is more, the frequency 
responses of the auxiliary amplifiers are simulated so as to verify their band-
widths are within the constraint imposed in the previous chapter. Finally, the 
simulation results of the common-mode gain and the transient response of the 
common-mode feedback circuit are shown at the end of the chapter. 
4.1 Simulation of the Operational Amplifier 
The transient response of the amplifier is found using the test circuit shown in 
Fig. 4.1 which is an inverting amplifier. A single 5 V supply voltage is applied 
to the operational amplifier. 
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Figure 4.1: An inverting amplifier configuration for finding the transient re-
sponse. 
Two 10 MHz sinusoidal sources which are antiphase to each other and have 
0.1 V in magnitude are connected to V^ and V-, 
A transient simulation of the test circuit is performed and the result is shown 
in Fig. 4.2. 
The curves labelled with ”(1), ”(2), ^;(5) and ?;(6) are corresponding to F_, 
V+, K+ and Vo- shown in Fig. 4.1 respectively. 
We can see from the simulation result that the common-mode signal of the 
two differential outputs is very close to 2.5 V which is midway of the supply 
voltage. Moreover, the circuit is very linear and exhibits no visible distortion. 
Another transient simulation is performed when the frequency of the sinu-
soidal sources is changed from 10 MHz to 30 MHz and the result is shown in 
Fig. 4.3. 
We can see that the close-loop gains of the circuit with different source fre-
quencies are less than 10 because they are beyond the close-loop 3-dB bandwidth. 
For a 1 MHz input frequency, a close-loop gain of nearly 10 can be achieved 
for each signal path and the simulation result is shown in Fig. 4.4. The close-loop 
gain cannot be equal to 10 due to the finite DC gain of the op-amp. 
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Figure 4.2: A transient simulation result of the test circuit with 10 MHz source 
frequency. 
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Figure 4.3: A transient simulation result of the test circuit with 30 MHz source 
frequency. 
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Figure 4.4: A transient simulation result of the test circuit with 1 MHz source 
frequency. 
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To simulate the open-loop magnitude and phase responses of the operational 
amplifier, we employ the circuit configuration shown in Fig. 4.5. 
^ — — P > ^ T ^ ^ -Vs(^ J ^ ^ oK£r^ ^ 
^ 丄 丰8p ^ 
Figure 4.5: The test circuit used to find the frequency response of the operational 
amplifier. 
The open-loop gain Ao{cj) of the operational amplifier is obtained by the 
following expression 
A � M = 2 0 1 o g i o ( l ^ = - M I ) (4.1) V |ys(w)l J ) 
The variables K+, K - and V； are corresponding to ^;(6), v{b) and ^;(2) in 
the simulation. 
The simulated open-loop gain of the operational amplifier is shown in Fig. 4.6. 
From the simulation result shown in Fig. 4.6, the open-loop DC gain is found 
to be about 88.6 dB and the unity-gain frequency is about 119 MHz under a 
total of 16 picofarad capacitive load. 
The phase response of the operational amplifier is obtained by the following 
expression 
phase = L K+ — L V； (4.2) 
The simulated open-loop phase response is shown in Fig. 4.7. 
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It is found from the simulation result that the phase margin is about 48.7 
degree. 
The amplifier has achieved a DC gain of 88.6 dB and this figure is very high in 
CMOS operational amplifiers and the output impedance enhancement technique 
is proved to be successful in increasing the DC gain without deteriorating the 
unity-gain frequency of the amplifier. 
To see the maximum voltage swing that can be achieved, we again employ 
the circuit shown in Fig. 4.1. Two antiphase sinusoidal sources with magnitude 
0.22 V are applied to the differential inputs and the simulation result is shown 
in Fig. 4.8 
From the result, the maximum allowable signal swing is from 0.376 V—4.58 V 
and is about 4.2 V. When we increase the input signal level, the outputs are 
clipped and the maximum signal swing is achieved as shown in Fig. 4.8. 
The root-mean-square current drawn from the power supply (for input fre-
quency from 1 to 30 MHz) is found from the simulation to be about 2.07 mA 
and thus the power consumption of the operational amplifier at a 5 V supply is 
2.07 X 5 二 10.35 m W 
The performance characteristics of the operational amplifier are summarized in 
table 4.1. 
4.2 Simulation of Auxiliary Amplifiers 
Recalling from section 2.4.1 in chapter 2, there is a constraint on the unity-gain 
frequency uOpz of the auxiliary amplifiers used in the operational amplifier. The 
constraint is restated as follows 
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Figure 4.8: The simulation result showing the maximum signal swing of the 
operational amplifier. 
DC-gain 88.6 dB~~ 
Unity-gain frequency 119 MHz 
Load capacitance 16 pF 
Phase margin 48.7 degree 
Power consumption 10.35 mW 
Output swing 4.2 V 
Supply voltage 5 V 
Table 4.1: Main simulated characteristics of the operational amplifier. 
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PGB < Up, < cjp2 (4.3) 
where GB and ujp2 are the unity-gain frequency and the second pole frequency 
of the main operational amplifier respectively. [3 is the feedback factor when the 
operational amplifier is in close-loop configuration. The frequency responses of 
the auxiliary amplifiers (both n-channel and p-channel input transistors) are 
found from the simulations of the circuit shown in Fig. 4.9. 
碎 � ^ ^ ^ ^ ^ ^ ^ ^ ^ C ^ , = 2 p F 
‘•'• - ^ - n ^ z " 
Figure 4.9: The circuit used for finding the frequency responses of the auxiliary 
amplifiers. 
In the simulations, we assume the auxiliary amplifier is required to drive a 
load of 2 pF. This is valid as in the main operational amplifier, the auxiliary 
amplifiers are driving the gate capacitors of some of the transistors and the 
values of these capacitors are about 2 pF or less. 
The magnitude response of the auxiliary amplifier with n-channel input tran-
sistors is shown in Fig. 4.10. 
From the simulation result, we can see that the open-loop DC gain of the 
n-type auxiliary amplifier is about 31.1 dB and the unity-gain frequency is about 
39.3 MHz. 
The feedback factor [3 is equal to 1/11 for the circuit shown in Fig. 4.1. After 
some simple calculations, we can see that the unity-gain frequency of the n-type 
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auxiliary amplifier is within the constraint stated in equation (4.3). 
The simulated magnitude response of the p-type auxiliary amplifier is found 
readily and is shown in Fig. 4.11 
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From the simulation result, we can see that the open-loop DC gain of the p-
type auxiliary amplifier is about 28.9 dB and the unity-gain frequency is about 
34.3 MHz. Again the unity-gain frequency of the p-type auxiliary amplifier 
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meets the constraint stated in equation (4.3). 
The phase responses of the auxiliary amplifiers are not important as long as 
the amplifiers behave as a first order system. This can also be seen in the above 
simulation results, the magnitude responses shown in Fig. 4.10 and 4.11 exhibit 
a first order roll-off within the unity-gain frequency. The above results can be 
summarized in table 4.2. 
n-type p-type 一  
^ C gain " T l . l dB 28.9 dB 
GB 39.3 MHz 34.3 MHz 
Table 4.2: The simulated performance parameters of the auxiliary amplifier. 
4.3 Simulation of the Common-Mode Feedback 
Circuit 
In order to find the common-mode gain of the CMFB circuit, two 1 MHz sinu-
soidal sources with different common-model voltages Km are applied to the two 
inputs of the CMFB circuit and the drain currents of transistor M5 for every 
common-mode voltage are recorded. The common-mode voltages are from 1.5 V 
to 3.5 V with an increment of 0.1 V. The simulation result is shown in table 4.3. 
~ % n {v) 1.5 1.6 1.7 1.8 1.9 2.0 2.1 2.2 2.3 2.4 
T ^ { f i A ) 2.858 4.506 6.548 8.982 11.81 15.05 18.73 22.91 27.46 32.22 
2.5 2.6 2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5  
^7.07 41.88 46.54 50.92 54.92 58.41 61.47 64.13 66.40 68.26 69.72 
Table 4.3: Simulation result of the common-mode feedback circuit with 1 MHz 
input frequency. 
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The values of /仍 are average values and a graphical result showing the drain 
current is shown in Fig. 4.12 
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Figure 4.12: The simulated drain current 1^^ at different V^ m with 1 MHz input 
frequency. 
When the common-mode voltage varies from 1.5 V to 3.5 V, the drain current 
lD5 is changed from 2.858 (j^ A to 6.972 (j,A which are corresponding to the curves 
from bottom to top shown in Fig. 4.12. We can see from the result that the curve 
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with less fluctuations is at 2.5 V common-mode voltage which is the reference 
ground in a single 5 V supply. If we plot the data in table 4.3 with relative to 
the drain current level at Km = 2.5 V, the graph is illustrated in Fig. 4.13 
xio_5  
4| ~n I 1 1 1 1 1 1 1  
H 7 1 
_S 0 - / -
'：乂 I 
- 4 ' 1 1 1 1 1 I I I I  
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Figure 4.13: A plot of the data in table 4.3. 
Recalling from section 2.5.1 in chapter 2, the slope of the graph is the 
common-mode gain defined previously. The slope is computed in the centre 
linear region as the circuit usually operates around this region. This assump-
tion is valid since the CMFB circuit will force the common-mode voltage within 
this region provided the common-mode gain is large enough. The common-mode 
gain is found to be about 46.68 ^jiA/V. 
We change the input frequency from 1 MHz to 10 MHz and perform the 
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above simulations again. The average values of /仍 versus the common-mode 
voltages Vcm are shown in table 4.4. 
~ i ^ {V) 1.5 1.6 1.7 1.8 1.9 2.0 2.1 2.2 2.3 2.4 
^ 5 ( M ) 2.795 4.419 6.466 8.893 11.71 14.94 18.62 22.82 27.37 32.14 
� 2 . 5 2.6 2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 
"36.99 41.80 46.46 50.86 54.86 58.36 61.43 64.10 66.38 68.25 69.73 
Table 4.4: Simulation result of the common-mode feedback circuit with 10 MHz 
input frequency. 
The time-domain waveforms of los for different Vcm are shown in Fig. 4.14. 
Again the curves from bottom to top are corresponding to the variation of 
Vcm from 1.5 V to 3.5 V. It is obvious that Ins shows less fluctuations at 2.5 V 
common-mode voltage. 
A plot of the data in table 4.4 is depicted in Fig. 4.15. 
The common-mode gain is found to be about 46.73 f j A | V at 10 MHz input 
frequency. This value is nearly the same as the one for 1 MHz input frequency. 
The CMFB circuit used in the above simulations is shown in Fig. 2.11. In 
order to compare the performance of these two CMFB circuits, the above sim-
ulations are rerun using the modified CMFB circuit shown in Fig. 2.12. A plot 
of the average values Iob at different common-mode voltage Km is shown in 
Fig. 4.16. 
The common-mode gain found from the simulation result is about 92.20 jjiA/V 
which is nearly twice as large than that of the CMFB circuit used in the opera-
tional amplifier. This result is in good agreement with the previous analysis of 
the common-mode gains of the two CMFB circuits. However, the drain current 
I m in the modified CMFB shows a much larger fluctuation than that of the one 
used in the operational amplifier and hence the control voltage Vc applied to the 
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Figure 4.14: The simulated drain current /仍 at different V；^  with 10 MHz input 
frequency. 
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Figure 4.15: A plot of the data in table 4.4. 
current mirror in the output stage. The waveforms of the control voltage V^  are 
shown in Fig. 4.17. The operational amplifier with two versions of the CMFB 
is connected in a configuration shown in Fig. 4.1. 
The waveform with a circle symbol is the control voltage from the modified 
CMFB circuit and the other is the control voltage from the original version which 
is used in the fabricated operational amplifier. It is clear from the simulation 
result that the control voltage of the original CMFB circuit shows less varia-
tions except when the differential outputs attain their maximum and minimum 
voltages. The fluctuations in the control voltage will inject a common-mode 
noise to the outputs of the operational amplifier. With a view to the result, 
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Figure 4.16: A plot of /仍 versus Km for the original CMFB circuit. 
the original version is used as the CMFB circuit in the fabricated operational 
amplifier although the common-mode gain is half of the modified one. 
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The measurement results of the fabricated fully differential operational amplifier 
are presented in this chapter. The close-loop transient response, the open-loop 
frequency response, the maximum signal swing and the slew rate of the op-amp 
will be measured. Finally, the power dissipation of the operational amplifier is 
measured. 
5.1 Transient Response Measurement 
The time domain response of the operational amplifier is measured using the 
test circuit shown in Fig. 5.1. The circuit used in the measurement is different 
from that used in simulation. The reason is the lack of differential input sources 
and hence a single input source is used. What is more, the capacitive load is 
larger due to probing. The input source ^^ is a sinusoidal waveform and the 
magnitude is 320 mV. 
The measurement result of the differential outputs is shown in Fig. 5.2. 
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Figure 5.1: The test circuit for measuring time domain response. 
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Figure 5.2: The waveforms of the differential outputs. 
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Each differential output has a peak-to-peak voltage of about 3.14 V and we 
can see that a close-loop gain of 10 is achieved. The output waveforms show 
little distortions and if balanced inputs are available, the differential outputs are 
able to reject the common-mode noise associated with the input signaIs and the 
power supply. 
By increasing the magnitude of input sinusoid, the maximum output signal 
with clipping is about 4.17 V and the result is shown in Fig. 5.3. 
™Ax~ r~^ """"\T' n i '™~^  ； 1 1 1 
；I T ； • I 丄 ； ； ‘I ; ‘： ‘ i ‘ ‘ + i 
. . _ . :………： ; | i : ： , 1 
‘ •： I �,. ： $ 
； —- 1 \ ： , ： -: •j , I . 二 = 
i I : i ： I ••‘ i 
i 「 八 m Tn \R :7X 
\ > p x n j f �\ i / � 1 }f�\ j / � 
•^^ v• • ‘‘ ‘• ‘’,{�,-'• ‘-/f'…‘‘-^"“'4-'i"|'ii'"'|'i^^',:j/*‘\々'‘「,卜‘*漆:.1..'||^^"7—y^V,:’.会• ‘'|‘'(“‘‘.‘，',‘”‘j‘‘ I'''‘‘‘“‘‘‘‘‘^ fr‘‘•‘'\i''~“'^ “• '/• I• • •-• ^ j" •  • f • • ]�:• •:‘ ^4'‘‘‘.g.‘-' j•'• • ^ -'''^ ‘|"^ ‘T',^ ‘“‘‘'j'‘‘•‘“I.• ..�1‘|� •;;\-‘�_•-• j• -:>•.一一‘....4.n /.I.•-.. L-1 '^ ^^ ;^ ]^^ j^|^ i^ mkMMMj 
； ；I T \ \ \ \ I : I ‘了 •-. : ‘ ; i 
I c u r r e n t n g a n 4 i 
I V | - p ( ) 8 3 0 piV 8 2 9 . 8 n V i V |-p(2) 4.15 V .^17^ V - I 
Frequfit c y ( 2 ) 10 , 1 2 0 6 M H z 10 . 0 9 8 9 9 hlHz 丨 
i _1 七 '• \ 
I B x ； 丨 ： I 
Figure 5.3: The waveforms of one output and the input at maximum allowable 
voltage swing. 
The waveform of the channel 2 is the non-inverting output and that of the 
channel 1 is the input. The input frequency is about 10 MHz and the peak-to-
peak voltage is about 826.5 mV and the output peak-to-peak voltage is about 
4.17 V and this is the maximum voltage swing without clipping. This value is 
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in good agreement with the previous simulation result. 
By applying a pulse input to the test circuit, we can estimate the slew rate of 
the operational amplifier. The measurement result is shown in Fig. 5.4. There 
are three waveforms in the figure and they are the input (channel 1)，the non-
inverting output (channel 2) and the third waveform (fl) which is the time 
differentiation of the non-inverting output. 
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From the result, the slew rate is about 4.50 V/fjLs for positive direction and 
4.78 Y/fjLS for negative direction. Therefore, the slew rate for both positive and 
negative direction is said to be about 4.50 V//is. 
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5.2 Frequency Response Measurement 
The open-loop frequency response of the operational amplifier should be mea-
sured using the test circuit shown in Fig. 5.5. However, the offset voltage Ks is 
in the order of 0.1 mV and it is very difficult to compensate this offset voltage 
using external voltage source or a potentiometer. Therefore, we use the test 
circuit used in the previous section to find the open-loop unity-gain frequency, 
DC gain and phase margin from the close-loop parameters. 
— P > ^ — r ‘ 
& F t > ^ ^ T " ^ K - + 9 p 
% 爭 ( ^ ^ ^ ” 丄 
Figure 5.5: The test circuit used to find the open-loop response. 
We can get the open-loop DC gain of the operational amplifier by measuring 
the gain error when the op-amp is in close-loop form. For the test circuit used in 
the previous section, the ideal close-loop gain is 10. If the op-amp has finite DC 
gain Ao, the close-loop gain should be given by the expression in equation (5.1) 
^ . J ^ (51) V, 11 + 人 网 
Although this equation is derived at DC, for frequency much less than the 
3 dB bandwidth, this expression is valid. We can then find the DC gain from 
the ratio of output voltage to the input voltage. We perform the measurement 
by applying a 1 kHz input sinusoid which is much less than the close-loop 3 dB 
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bandwidth. The measurement result is shown in Fig. 5.6. 
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Channel 1 is the input and channel 2 is the non-inverting output. From the 
measurement result, the output peak-to-peak voltage is about 3.717 V and input 
is about 744 mV. Since the inverting output has same waveform but with 180° 
out of phase, the output voltage should be twice of 3.717 V when calculating the 
ratio Vo|Vi. By simple calculations, the DC gain is found to be about 82.7 dB. 
The measured DC gain is 6 dB less than the simulated value and this may due to 
the deviations in the biasing currents and hence the transconductances of some 
transistors inside the op-amp. 
In order to find the unity-gain frequency of the op-amp, we need to measure 
the 3 dB bandwidth of the close-loop op-amp. The result of this measurement 
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is illustrated in Fig. 5.7. 
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The output peak-to-peak voltage is about 1.2133 V and that ofinput is about 
345.3 mV, the ratio of the output voltage to input voltage is about 5/\ /2 and 
hence the 3 dB bandwidth is about 10.00048 MHz. If we assume the op-amp as 
a first order system, the 3 dB bandwidth is given by 
3 dB bandwidth = /^ GB (5.2) 
where /? = 1/11 and GB is the unity-gain frequency of the operational am-
plifier. The unity-gain frequency is found to be about 110.00528 MHz. The 
measured unity-gain frequency is 9 MHz less than the simulated result. The 
discrepancy may be due to some parasitics that are not taken into account in 
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the post layout simulation and also the increase in output capacitive load due 
to probing. 
The phase margin is measured by increasing the input frequency until the 
differential gain is equal to 1. The measurement result is illustrated in Fig. 5.8. 
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The output peak-to-peak voltage is about 189 mV and the input peak-to-
peak voltage is about 392 mV and hence the differential output peak-to-peak is 
twice that of 189 mV. Thus the differential gain is about 0.96. The frequency at 
this differential gain is about 109.4 MHz which is in agreement with the unity-
gain frequency found previously. The phase margin is found to be about 64 
degree. The measured phase margin is better than the simulated result by 16 
degree. The main reason is the increase in compensation due to the increase in 
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output capacitive load. We can construct the approximate open-loop transfer 
function A{s) of the op-amp by a second order s-domain expression and is given 
by 
处)=(W + lt(^ /P2 + l) (5.3) 
where Ao is the DC gain, pi is the dominant pole and p2 is the second pole. 
The dominant pole can be found by the unity-gain frequency divided by the 
DC gain and is about 8061.1 Hz. We need to find the value of p2 so that the 
phase margin is about 64 degree and it is found to be about 226 MHz. 
The magnitude plot of A(s) is shown in Fig. 5.9 and the phase plot is shown 
in Fig. 5.10. 
5.3 Power Consumption Measurement 
The root-mean-square value of the current drawn from the power supply is 
measured to be about 4.373 mA. Therefore, the root-mean-square power con-
sumption of the operational amplifier is given by 
P = VI 
=5 X 4.373 
=21.865 mW 
The measured power consumption is about twice that of the simulated result, 
the difference between the measured and simulated power consumption is due 
to the following reasons. Some power is dissipated by unknown parasitics and 
ohmic loss of the interconnects. 
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Figure 5.9: The approximate open-loop magnitude response of the op-amp. 
79 
Chapter 5 Measurement Results 
180 ‘ 1 “‘ '' 1 • • I I I 111 • 111 -L_^j^^^^ 1111[—I—t I 111111—I—I“I 111111—I—I~~I 111111—I—I~~I 111111—I—I~I 111111—I—I~~I 11111 
1 ^^^^ ___ • ^|^ • ‘ • ‘ • -
140 - • •：• i •：•：•：•：：  • • •：• •：•：•： ：•：：  • • •：• •：•：•：•：•：：  - • •：• : : : V::. • •：• •：•：• ：•：•：；：  • - •：• .:.:.:.:•:;::• • •；• •:•:.:.:•::::• • •：• -:.:.:•:•:::_:. • •：• •：•；•：：•；-
• ‘ • • \ ‘ ‘ ‘ ‘ • ‘ • • • • • . • • • . . •. < 
120 一 * “‘ ‘ • ‘‘ ‘ ‘‘ ‘ * ‘ ‘ • "• ‘ •‘ • •• “‘ • •• -V •• • • •• •-• • • »• - • • • - . - ^ . . . — 
• ‘ • • • • • • • • • '\ ‘ • • • 
0^ ' y^^  * • 
V1^  <J ^\^\ • • • \. • • • . 
) ^ 1 0 0 - . . . . • • •••••••••••••： • • •••••••••••••： • . -..•—.-••.:•: • . ••• -. X ^ . : . - . . • . . . . • • • . • . : . : • • -.- . . . . . . . . • . : “ . • . . . ......— • - . : . : . . . . . . • .• . - . • -^^i ‘ * • • • • • ^x^ • • ‘ • . {j "***^  • . • • ‘ • • • • . • . • • • •,,.., 
• • • • I • »»,„^^ • . vL^  • • ' • • _ • • "*"*N«^  • . 
C/) ' • • • • .^ "*v< . 
_g 80 - • •:• •： •:：•：•：；:  • • •：• •： •：•：•：•：；：  • • •：•：•：•：•：；：  • • •：• •：•：•：•：•：：； • • •：• •：•：• ：•：•：：  • • •：• •：•；• ：•：•：：  • • •：• •：•：•：•：•：；； • • v>^ ：^：；： -- •；• •：•：••：•：-
60 - • .:.:.:.:.:.::::. • .:.:.:.:.:•:: • •.: .:.:•:.:_:: •. .:.•:.:.:.:.:: • •.:.:.:.:.:.::….:.:.:.:.:.:—.:•.:.:.:.:—.:. •:.::.::、.:. .:.:.:.:^： 
40 - •.: • • .:::�:;. • ••..: •:.:.:•:;:: - • •:- •  -:. :•:.:;:; • • •:• •:.:. :.:•:::; • •.:..: •:.:.:.:;:; • •.:..:. :• :.:•:;:;. •.:. •:•:. :• :•:;:• •. .:•.:. :• ：-:.;:. • • : V :• :•::-
• • • • • • • • • _ • • ‘ • • • . _ . Y .... 
2 0 - . .:. :.:.:::::: • • •:• •:•:•:•：•：；：; • • •：• •：•：•：•：•：；：： • • •：• •：•：• ；•：•：：：；. • •：• •：•：• ：•：•：：；； • • •；• .:.:•:.:.:::;. • •；• •；•：•：•：•：；：： • • •：• •：•：•：•；•：：：{. .；. .；.；. \ ^ 
‘ ‘ ' • • • • • . 
• ‘ • _ • • ‘ • • . 
• • • • ‘ • • • . 
• • “ • • • • • . 
Q I "——"“丨• ‘ ‘ "1 1——I”• I ‘ I lll 1 1_1 t I I I || 1——I__I I I I I I I I i__I t i i I I I I I__I I I I I |1 I i_； i i • ••! i ； i i i i i i I i i i i I I i i 
10。 1Ql 10' 103 104 105 106 107 108 109 
Frequency (Hz) 
Figure 5.10: The approximate open-loop phase response of the op-amp. 
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5.4 Performance Evaluation 
The fully differential operational amplifier has achieved a considerably high gain 
and wide bandwidth and relatively low power consumption. It is very suitable for 
use in switched-capacitor filters, A/D and D/A converters and sample-and-hold 
circuits. It is implemented in standard digital CMOS process and it is therefore 
possible to integrate analog circuits and digital circuits in a single monolithic 
silicon chip. To summarize, the main specifications of the operational amplifier 
are stated in table 5.1. 
Technology 0.7-胖 CMOS (IPS, 2AL) 
DC-gain 82.7 dB 
Unity-gain frequency 110 MHz 
Load capacitance 18 pF 
Phase margin 64 degree 
Power consumption 21.865 mW 
Slew rate 4.5 Y/jjis 
Output swing 4.17 V 
Supply voltage 5 V 
Active chip area 0.13 mm^ 
Table 5.1: Main specifications of the operational amplifier. 
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Chapter 6 
Layout Driven Operational 
Amplifiers Macromodelling 
The contents in this chapter are separate from the rest of this thesis and can 
be read as an independent chapter. In this chapter, a novel method [22] about 
the generation of the macromodel of an operational amplifier from the layout 
database is described. Unlike traditional schematic based macromodels, this 
method makes it possible to capture all the complex parasitic effects in the 
layout and hence providing a more accurate representation of the database sub-
mitted to fabrication. Results show that such macromodel provides a much 
faster simulation than the simulation of the netlist extracted from the layout 
and yet achieves close accuracy with the latter. Therefore, the proposed layout-
driven macromodel allows the practical simulation of large layout databases of 
mixed-signal systems containing in a more time-efficient and accurate manner 
than can be presently achieved. 
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6.1 Motivations 
In the typical analog integrated circuit design cycle [23], schematic level simu-
lations are carried out during the design phase until the specifications are met 
and then a layout implementation of the circuit is obtained using some popular 
CAD tools. However, since such layout generates a large number of parasitic 
elements that are not truly modelled at the schematic level, it is mandatory to 
perform a simulation of the extracted layout netlist in order to obtain the final 
verification of the circuit. When the analog circuit is a subsystem of a large 
analog-digital chip, possibly containing DSP, microprocessor and memory cores 
as well as analog-to-digital and digital-to-analog converters, among many other 
blocks, the post layout simulation of the whole chip is a rather time-consuming 
and sometimes impossible task. 
Although the digital cores can be efficiently modelled and simulated tak-
ing into account realistic layout information, the analog subsystems can still be 
a bottleneck for the post-layout simulation since they are represented at the 
transistor level. This situation could be significantly improved if the analog 
circuit actually laid-out could be represented by a macromodel and then embed-
ded in the higher system level simulation. This is the concept of layout driven 
macromodel generation proposed and illustrated in this chapter considering the 
example of a two-stage internally-compensated CMOS operational amplifier [5 . 
This concept is very useful in the sense that if an analog design company 
can supply its analog cores together with the accurate macromodels to a solely 
digital design company, the digital design company is then capable of producing 
mixed-signal chips in a very short time. This is similar to the SPICE macromodel 
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of a mircochip supplied by the semiconductor company. 
The proposed modelling methodology is implemented in a program (called 
LDOM) which accepts the layout netlist and generates the HSPICE subcircuit 
file of the macromodel and is explained in the next section. Simulation results 
are presented in the later section to give a performance comparison of the macro-
model and the corresponding netlist in terms of simulation time and accuracy. 
6.2 Methodology 
The major difference between a schematics and a layout netlist is that the latter 
contains the parasitic capacitances that are inherently present in the actually 
fabricated circuit. The layout netlist is, thus, a more realistic representation of 
the actual fabricated circuit. In order to take into account such information in 
the macromodel of an analog cell, we have developed a program (LDOM) that 
automatically performs the procedures represented in Fig. 6.1. 
First, from the node table of the netlist, the program identifies each of the 
corresponding transistors in the cell and hence the circuit topology. This step 
is important for locating the critical transistors and nodes for use in later steps. 
Then, with the knowledge of the physical geometries {W/L) and technology 
defined process parameters, the bias current, transconductances, resistances and 
capacitances of the macromodel are calculated. Next, the extraction of the 
parasitic capacitances is carried out. Since not all the parasitic capacitances 
are equally relevant, the program identifies the parasitics associated with the 
critical nodes to be accounted for in the model. Finally, with all the parameters 
in the macromodel, a HSPICE subcircuit file is generated automatically. This 
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subcircuit can be used to replace the original netlist in the higher level system 
simulation. 
Read the layout netlist 
Circuit topoloy reconstruction 
from node table in the netlist 
Macromodel parameters calculation 
I  
Critical parasitic capacitances extraction 
I  
HSPICE subcircuit generation 
Figure 6.1: Sequence of procedures of the methodology for the generation of 
layout driven macromodels of analog cells. 
6.3 Macromodelling the operational amplifier 
In order to illustrate the proposed methodology we consider here the example of 
generating a layout-driven macromodel for the internally compensated two-stage 
CMOS operational amplifier shown in Fig. 6.2. The macromodel structure is the 
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Figure 6.2: Schematic of the two-stage CMOS operational amplifier. 
two poles small signal model [4] with the modifications that the controlled cur-
rent sources have limited supply current to account for the slew rate limitation 
and the output voltage is limited to the supply voltage. The schematic diagram 
of the macromodel circuit is shown in Fig. 6.3, where the lumped capacitors 
Ci, C2 and Cp represent the combined presence of all the parasitic capacitances 
associated with the nodes. The transconductances gmi and gm2 represent the 
small signal transconductances of the transistors Mi and M5 respectively, and 
can be obtained from the following equations [24 
/~~Wi 
9ml = C^y^kn — lDl (6.1) 
I~~W5 
9m2 = y^kp-lD5 (6.2) 
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Figure 6.3: The macromodel for the two-stage operational amplifier. 
where kn and kp are determined by the technology defined process parameters 
25] and a is a fitting parameter to account for the highly nonlinear behavior of 
the transistor. It is found from simulations that this fitting parameter is about 
0.8. The maximum currents that can be supplied by the two voltage-controlled 
current sources are the maximum currents that can flow through Mi and M5 
which are determined by the biasing currents flowing through them. 
Therefore, 
^ m a x , l = l D 7 ( 6 . 3 ) 
^max ,2 = l D 6 ( 6 . 4 ) 
The resistors Ri and R2 are the equivalent resistances seen at node A and 
output node of the operational amplifier. They are given by 
R l = Tds2 II r d s 4 ( 6 . 5 ) 
R2 二 Tds5 II rds6 (6.6) 
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As mentioned before, the capacitors Ci and 6¾ include the gate-source, gate-
drain capacitances and the parasitic capacitances of the two most critical am-
plifier nodes and the two dominant poles are located at these nodes. They are 
determined [5] by 
Cl = Cgd2 + CgdA + Cgs^ + Clp (6.7) 
C2 = Cgd% + C2p (6.8) 
where Cip and C2p are the parasitic capacitances extracted from the layout 
netlist. The capacitor Cp is the summation of the compensating capacitor Cc 
and the parasitic capacitance across the gate-drain of the transistor M5. The 
two Cin's are the gate capacitances of the input differential pair Mi and M2 
which account for the input capacitances of operational amplifier. 
6.4 Simulation Results 
The operational amplifier connected as an inverting amplifier driving a capacitive 
load of 10 pF is used as the test circuit for the simulations of the layout netlist, 
the macromodel and the schematics without parasitics for comparison. The test 
circuit is shown in Fig. 6.4. 
A transient simulation of the circuit with the netlist, the macromodel and the 
schematics as the operational amplifier is shown in Fig. 6.5. The curves for the 
macromodel are with name 'laymodel' whereas the curves for the netlist are with 
name 'layout'. The curves for the schematics are with name 'twostage'. It can be 
seen that there is virtually no difference between the two curves corresponding to 
the netlist and macromodel representations. On the other hand, the simulation 
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Figure 6.4: An inverting amplifier circuit for performance simulation. 
of the schematics done with no parasitic effects shows large derivation from the 
other two curves. 
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Figure 6.5: A transient simulation of the test circuit. 
To obtain the open loop responses o f the op-amp, we simulate the AC analysis 
of the fol lowing circuit and i t is shown in Fig. 6.6. 
The open loop magnitude and phase responses of the op-amp shown in 
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喊 � ^ ^ ^ ^ ^ ^ ^ ^ ^ C W � � F 
Figure 6.6: A circuit to obtain the open loop responses of the opamp. 
Fig. 6.7 and 6.8, respectively, also indicate that a close matching between the 
netlist and the macromodel is attained. As in the case of transient simulation, 
the schematic representation of the operational amplifier behaves very differently 
in the magnitude and phase responses of the test circuit. Discrepancies between 
the netlist and macromodel simulations appear only outside the frequency band 
of interest of the operational amplifier which is about 1 MHz. This is due to 
the effect of parasitic capacitances at the non-critical nodes and thus the non-
dominant poles get more and more important as frequency goes beyond the 
gain-bandwidth product of the operational amplifier. In the simulations of the 
HSPICE Transient and AC analyses running in a ULTRA Sparc workstation, 
the macromodel is 39.4% faster than the netlist simulation without notable loss 
of accuracy. Such saving in simulation time can be rather significant when the 
circuit becomes much more complicated. Furthermore, a large transistor is usu-
ally realized using parallel combination of smaller transistors in analog circuits. 
The saving in simulation time is even greater in this case. 
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6.5 Conclusions 
In conclusion, a novel methodology is proposed to generate macromodels of 
analog circuits with the input oftheir layout netlists. The procedures are carried-
out automatically by the LDOM program. A two-stage internally compensated 
CMOS operational amplifier is used as the example to illustrate the key steps 
to obtain the macromodel. Simulation results show excellent matching of the 
macromodel and the netlist behaviors and yet a faster simulation is achieved 
using the macromodel. In order to extend this methodology for other analog 
building blocks, future works should be done to develop marcomodels of large 




The output impedance enhancement technique is used to boost the DC gain 
of a folded-cascode operational amplifier. The amount of gain improvement 
is dependent on the DC gain of the auxiliary amplifiers used to enhance the 
output impedance of the operational amplifier. In this way, a very high gain 
can be achieved in combination with any unity-gain frequency that is allowed 
by a folded-cascode architecture. The auxiliary amplifier is simply a differential 
pair with active load. Wide-swing current mirror structure is used throughout 
the operational amplifier design in order to improve the maximum output signal 
swing. A universal biasing circuit based on the wide-swing current mirror is 
used to provide constant biasing conditions for the transistors and hence the 
transconductances and other small-signal parameters can be stabilized. A four-
transistor structure is used in the biasing circuit to eliminate the resistor in the 
original circuit. 
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A fully differential structure is employed in the operational amplifier to im-
prove the common-mode and power supply noise rejection and increase the noise-
limited dynamic range. A consequence of the fully differential structure is the 
requirement of a common-mode feedback (CMFB) circuit. The function of this 
circuit is to force the common-mode signal of two differential outputs at midway 
of the supply voltage. Comparing to the modified CMFB circuit, the original 
circuit gives a more stable control voltage Vc which is used to control the current 
sinking intensity of the output current sources. As a result, the original CMFB 
circuit help to reduce the common-mode noise being injected to the operational 
amplifier. However, the original CMFB circuit has a common-mode gain which 
is half of the modified CMFB circuit. 
The operational amplifier is implemented in standard 0.7-/im CMOS process 
(single polysilicon and double metals) and is operated under a single 5 V supply. 
The op-amp has achieved a DC gain of 82.7 dB and a unity-gain frequency of 
110 MHz (18 pF load). A phase margin of 64 degree is obtained and the max-
imum signal swing is 4.17 V without loss in DC gain. The gain-enhancement 
technique is successful in improving the DC gain of folded-cascode op-amp with-
out affecting the unity-gain frequency. The power consumption of the circuit 
is about 21.9 mW (in root-mean-square value). The active chip area is about 
0.13 mm2. 
The process used to realize the operational amplifier is for digital circuits 
and it is thus possible to integrate analog circuits employing the op-amp and 
digital circuits in a single monolithic microchip. 
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Appendix A 
Layout Diagrams and Chip 
Micrograph 
The layout diagrams of the operational amplifier, the whole microchip and the 
input ESD pad are shown in this section. A micro-photograph of the chip is also 
shown. The microchip contains two circuits of the same operational amplifier. 
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Figure A.1: The layout diagram of the operational amplifier. 
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Figure A.2: The layout diagram of the microchip. 
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Figure A.3: The ESD protection input pad. 
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Figure A.4: Chip micrograph 
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